

Serial No. 10/088,205
October 30, 2003
Page 3

In the Claims:

1. (Original) A phase detector circuit that receives a random NRZ signal $V_i(t)$ having a period of T and a signal $V_i(t-\theta T/2\pi)$ having the same period and pattern as those of the signal $V_i(t)$ and delayed from the signal $V_i(t)$ by θ in phase, and outputs a signal including a DC voltage component associated with a phase difference θ between said two signals,

wherein an output $V_o(t)$ of the phase detector circuit is represented by:

$$V_o(t) = (V_i(t) - V_i(t-T)) \times V_i(t-\theta T/2\pi),$$

where the signal $V_i(t-T)$ is delayed from the signal $V_i(t)$ by the period T of the signal $V_i(t)$.

2. (Original) A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:

a delay circuit for outputting a signal delayed by the time of T , which is a period of an input random NRZ signal;

a subtracter circuit for outputting a difference between said input random NRZ signal and the signal delayed by said delay circuit; and

a multiplier circuit for outputting a product of another input random NRZ signal having the same pattern as that of said input random NRZ signal and said phase difference and an output of said subtracter circuit.

3. (Withdrawn) A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:

a first multiplier circuit for outputting a product of an input random NRZ signal and another input random NRZ signal having the same pattern as that of the signal and said phase difference;

a delay circuit for outputting a signal delayed by the time of T , which is a period of said input random NRZ signal;

a second multiplier circuit, which is different from said first multiplier circuit, for outputting a product of said another input random NRZ signal and an output of said delay circuit; and

Serial No. 10/088,205
October 30, 2003
Page 4

a subtracter circuit for outputting a difference between an output of said first multiplier circuit and an output of said second multiplier circuit.

4. (Withdrawn) A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:

a first voltage controlled delay circuit for outputting a delay applied to an input random NRZ signal by controlling the delay with a predetermined first signal;

a subtracter circuit for outputting a difference between an input random NRZ signal and a signal output from said first voltage controlled delay circuit; a multiplier circuit for outputting a product of another input random NRZ signal having the same period and pattern as those of an input random NRZ signal and the phase difference and an output of said subtracter circuit; and

a control circuit for controlling said first voltage controlled delay circuit, the control circuit having:

an oscillator circuit for outputting a clock signal having the same period as the period T of an input random NRZ signal;

a phase difference detection circuit for detecting a phase difference between the clock signal output from said oscillator circuit and a predetermined second signal and outputting the phase difference;

a low pass filter for extracting a low frequency component from a signal output from said phase difference detection circuit and outputting the low frequency component as said predetermined first signal; and

a second voltage controlled delay circuit for controlling the delay applied to the signal output from said oscillator circuit by transmitting said predetermined second signal to said phase difference detection circuit based on said predetermined first signal output from said low pass filter.

5. (Withdrawn) A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:

a first latch circuit for sampling an input random NRZ signal at an input clock signal;

Serial No. 10/088,205
October 30, 2003
Page 5

a second latch circuit for sampling an output of said first latch circuit at said input clock signal;

a subtracter circuit for outputting a difference between an output signal of said first latch circuit and an output signal of said second latch circuit;

a delay circuit for outputting a signal delayed by the time of T, which is a period of said input random NRZ signal; and

a multiplier circuit for outputting a product of an output signal of said subtracter circuit and an output signal of said delay circuit.

6. (Currently amended) A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:

a delay circuit for outputting a signal delayed by the time of $(T-\delta T)$, which is a little shorter than the period T of an input random NRZ signal;

a subtracter circuit for outputting a difference between said input random NRZ signal and the signal delayed by said delay circuit;

a multiplier circuit for outputting a product of another input random NRZ signal having the same pattern as that of said input random NRZ signal and said phase difference and an output of said subtracter circuit.

7. (Currently amended) A phase detector circuit that receives a random NRZ signal $Vi(t)$ having a period of T and a signal $Vi(t-\theta T/2\pi)$ having the same period and pattern as those of the signal $Vi(t)$ and delayed from the signal $Vi(t)$ by θ in phase, and outputs a signal including a DC voltage component associated with a phase difference θ between said two signals,

wherein an output $Vo(t)$ of the phase detector circuit is represented by:

$$Vo(t)=(Vi(t)-Vi(t-(T-\theta T)))xVi(t-\theta T/2\pi),$$

where the signal $Vi(t-(T-\theta T))$ is delayed from the signal $Vi(t)$ by the time of $(T-\theta T)$, which is a little shorter than the period T of the signal $Vi(t)$.

Serial No. 10/088,205

October 30, 2003

Page 6

8. (Currently amended) A phase detector circuit that outputs a DC voltage signal associated with a phase difference between an input random NRZ signal and a second signal related to said input random NRZ signal, comprising:

a delay circuit for delaying said input random NRZ signal by an amount related to a period T of said input random NRZ signal and outputting a delayed signal; and

a combination of at least one multiplier circuit and a subtractor circuit, which combination performs a mathematical an arithmetic operation on only said input random NRZ signal, said delayed signal, and said second signal to produce an output signal having a DC voltage component corresponding to said phase difference.

9. (Previously presented) The phase detector circuit of claim 8, wherein said second signal is the same as said input random NRZ signal but differing in phase therefrom by an angle θ , and said delay circuit delays said input random NRZ signal by a value of T.

10. (Previously presented) The phase detector circuit of claim 8, wherein said second signal is the same as said input random NRZ signal but differing in phase therefrom by an angle θ , and said delay circuit delays said input random NRZ signal by a value of $(T - \delta T)$, where δT is a value less than T.

11. (Cancelled)

12. (Previously presented) The phase detector circuit of claim 8, wherein said delay circuit comprises a first voltage-controlled delay circuit and a control circuit for controlling said voltage-controlled delay circuit.

13. (Cancelled)

14. The phase detector circuit of claim 9, wherein said combination comprises a first multiplier circuit for multiplying said input random NRZ signal with said second signal, a second multiplier circuit for multiplying said second signal with the output of said delay